In this episode, Randy White and Stephen Slater of Keysight Technologies join me to take a deep dive into DDR5 Memory and how to best design and simulate memory. We also talk about understanding and tapping into the full ecosystem that supports this technology and will help equip you to embrace memory design.
Links
September 13th Live Webinar: PathWave ADS 2023 for High-Speed Digital Design and Simulation (keysight.com)
White Paper: The Road to DDR5
https://www.keysight.com/us/en/assets/7121-1105/white-papers/The-Road-to-DDR5.pdf
Application Note: Designing Leading-Edge Memory Systems
PCB Guidelines for Memory Interfaces (Xilinx)
Join The EEcosystem Community, subscribe to our newsletter, and get access free technical content and resources on The EEcosystem Website
More Resource Links:
Visit The EEcosystem Website For a Free Download to: 100+ PCB Design Guidelines to Minimize Signal Integrity Problems by Eric Bogatin and receive a free 90-day subscription to all of Eric’s training at The Signal Integrity Academy
For SI/PI/EMI News and Technical Resources and to register for a free subscription visit the Signal Integrity Journal today.
For free Technical Resources and to Learn more about Keysight Pathwave EDA Software Solutions visit their homepage now.
For Custom RF and MW PCBs visit the Transline Technology Website to learn more.
Visit Summit Interconnect for all your PCB manufacturing needs.
Comments (0)
To leave or reply to comments, please download free Podbean or
No Comments
To leave or reply to comments,
please download free Podbean App.